U.S. National Sage of PCT/GB01/00009

REMARKS

Claims 1-13 are pending. By this Preliminary Amendment, claims 3, 7-9 and 11-13 are amended to eliminate multiple dependencies. Prompt and favorable examination on the merits is respectfully requested.

The attached Appendix includes marked-up copies of each rewritten claim (37 C.F.R. §1.121(c)(1)(ii)).

Respectfully submitted,

James A. Oliff

Registration No. 27,075

Eric D. Morehouse

Registration No. 38,565

JAO:EDM/cmm

Attachment:

Appendix

Date: September 7, 2001

OLIFF & BERRIDGE, PLC P.O. Box 19928

Alexandria, Virginia 22320 Telephone: (703) 836-6400 DEPOSIT ACCOUNT USE AUTHORIZATION

Please grant any extension necessary for entry; Charge any fee due to our

Deposit Account No. 15-0461

U.S. National Stage of PCT/GB01/00009

APPENDIX

09/936041

Changes to Claims:

JC12 Rec'd PCT/PTO 0 7 SEP 2001

The following are marked-up versions of the amended claims:

- 3. (Amended) A method of manufacturing a thin-film transistor according to Claim 1 or Claim 2, characterized in that a process of introducing said impurity to said channel region is carried out by injecting the impurity from a surface side of said channel region.
- 7. (Amended) A method of manufacturing a thin-film transistor according to any of Claims 3 to 6, Claim 3, characterized in that an average projected range of the impurity in said process of introducing an impurity is from the center in the direction of thickness of said channel region to an interface between the channel region and the gate insulating film.
- 8. (Amended) A method of manufacturing a thin-film transistor according to any of Claims 3 to 6, Claim 3, characterized in that an average projected range of the impurity in said process of introducing an impurity is from the center in the direction of thickness of said channel region to an interface between the channel region and a layer located on said substrate side.
- 9. (Amended) A method of manufacturing a thin-film transistor according Claim 1 or Claim 2, characterized in that a process of introducing said impurity to said channel region is carried out by impurity diffusion from an impurity diffusion source arranged at a lower layer side of said channel region.
- 11. (Amended) A method of manufacturing a thin-film transistor according to Claim 4, Claim 5 or Claim 10, characterized in that said crystallization process is laser annealing on a semiconductor film so as to form said channel region.
- 12. (Amended) A method of manufacturing a thin-film transistor according to Claim 1 or Claim 11, characterized in that each process carried out after introducing said impurities to said channel region is carried out at a temperature below 400°C.

13. (Amended) A method of manufacturing a thin-film transistor according Claim 1 or Claim 11, characterized in that each process carried out after introducing said impurities to said channel region is carried out at a temperature below 300°C.